I. Introduction
The current trend in integrated logic circuit design is towards the reduction of both the delay time and the supply power. At present, the I2L structure 1'2; off."" the lowest switching energy. Further reduction of this energy can be achieved in the VIL structrr".3) in which the supply power efficiency has been increased due to the increased injector current gain. How.ever, the VIL structure requires eight masking steps. On the other hand, the Substrate-Fed-Logic4) provides higher packing densities. The new transistor-type introduced here allows further reduction in the power-delay product.
il. The new type of transistor
The structure of this new type of transistor is shown in Fig.1 
UI. Low delay-power product
The delay-power product for the I2L structure is equal to I su td P = f v"'.. v"* ct (t) I where V",r, I".,, supply voltage and current, V__-_: voltage-swing between the two logical levels, sw ) Ctt total capacitance Ct = C"b+ 2C"b in the I-L case, or C, = C"g + 2cdg in the case of the structure presented here.
In VIL structure the Isu/Ii ratio has been decreased by a factor of two. More In the case of the proposed structure, however the lateral diffusion between gates does not affect the circuit operation (no gate current O input level and very small gate current for 1 input level). On the contrary, this lateral injection between gates decreases the delay time, since the effective supply current is higher due to this effect making an n-type isolation diffusion layer is unnecessary. This permits very high packing densities upto lOOO two-input gates p"" rn*2. In the Fig.3 a structure with vertical injectors is shown. This modification allows for further increase in the packing density, upto about 2OOO gates ) per mm-. Therefore the packing density is practically limited by the metal interconection between gates.
